These are public posts tagged with #sifive. You can interact with them if you have an account anywhere in the fediverse.
RISC-V Mainboard for Framework Laptop 13 is now available https://frame.work/si/en/blog/risc-v-mainboard-for-framework-laptop-13-is-now-available
via @frameworkcomputer
"We’re happy to share that DeepComputing’s DC-ROMA RISC-V Mainboard for Framework Laptop 13 is now in stock and shipping in the Framework Marketplace. This is very much a developer-focused board to help accelerate maturing the software ecosystem around RISC-V."
#RISCV #RISC_V #laptop #laptops #hardware #CPU #CPUs #Framework #DeepComputing #StarFive #JH7110 #SiFive #U74
Inside SiFive’s P550 Microarchitecture https://old.chipsandcheese.com/2025/01/26/inside-sifives-p550-microarchitecture/
"The P550 is a 3-wide out-of-order core with a 13 stage pipeline. Out-of-order execution lets the core move past a stalled instruction to extract instruction level parallelism. It’s critical for achieving high performance because cache and memory latency can be significant limiters for modern CPUs."
#RISCV #RISC_V #ComputerArchitecture #CPU #CPUs #Processor #Processors #Hardware #ComputerHardware #Eswin #EC7700X #SiFive #P550
#SiFive #HiFive Premier #P550 #RISCV Price Lowered to $399, ready to go with #Ubuntu 24.04 LTS Support
This RISC-V developer board features the SiFive P550 CPU, 128GB eMMC storage, 16GB or 32GB of LPDDR5 memory, PCIe connectivity, M.2 storage support, USB 3, and more.
https://www.phoronix.com/news/HiFive-Premier-P550-Drop
I was able to boot Alpine on hifive permier p550
alpine:~# uname -a
Linux alpine 6.6.67-0-eswin #1-Alpine SMP PREEMPT_DYNAMIC Thu, 26 Dec 2024 14:02:15 +0000 riscv64 Linux
But I'm not sure if linux-eswin is a good name for the kernel package.
A recent PR by Logan Chien has added a RISC-V JIT backend to PyPy: https://github.com/pypy/pypy/pull/5002
This allows running PyPy with JIT on both emulated and physical RISC-V systems.
It's a great addition to PyPy and hopefully will attract the attention of RISC-V users and researchers to the project.
This pull request adds a RISC-V JIT backend. This backend…
github.comHas anyone here ever purchased anything from Mouser ? I tried to buy a Sifive Unmatched from there and a day later the order was cancelled by their Customer Accounts Team "after further review". I will be calling them for more info but it just struck me as one of the weirdest experiences I have had with an online store.
Lilbits: SiFive shakeup, more Qualcomm announcements, and new Macs on the way #Apple, #Imac, #Kodi, #Lilbits, #Mac, #Qualcomm, #Riscv, #Sifive, #SnapdragonS7, #SnapdragonS7ProGen1, #SnapdragonSeamless, #SnapdragonSound
https://liliputing.com/lilbits-sifive-shakeup-more-qualcomm-announcements-and-new-macs-on-the-way/
Lilbits: SiFive shakeup, more Qualcomm announcements,…
LiliputingThe Risk of #RISCV: What's Going on at #SiFive?
SiFive Lays Off Hundreds of RISC-V Developers. Restructuring is ongoing, says company.
One big change is that SiFive seems to be reducing focus on ready-to-use chip designs. Instead, they are primarily are going to work on custom designs made for specific customer needs. This is a big shift and means that SiFive is narrowing its focus and offering fewer options to customers.
https://morethanmoore.substack.com/p/the-risk-of-risc-v-whats-going-on
RISC-V chip design company SiFive has reportedly laid off a number of employees, potentially shuttering its RISC-V core design & licensing business to focus on custom cores for individual customers. https://morethanmoore.substack.com/p/the-risk-of-risc-v-whats-going-on #SiFive #RiscV #chips
A quick one for you. I have received reports, now from…
morethanmoore.substack.comLilbits: SiFive Performance P870, an Intel Alder Lake-N NAS, and Raspberry Pi OS Bookworm #AlderLakeN, #Debian, #IntelN100, #Lilbits, #MiniPC, #Nas, #RaspberryPi, #RaspberryPiOs, #Sifive, #SifivePerformanceP870, #Topton, #WindowsTerminal
Lilbits: SiFive Performance P870, an Intel Alder Lake-N…
LiliputingRISC-V chip designer SiFive introduces Performance P870 processor core and Intelligence X390 NPU, saying the new CPU core delivers a 50% improvement in single-threaded performance in specNT2k6 over the previous-gen P670. #SiFive #SiFivePerformanceP870 #chips #RiscV
RISC-V chip designer SiFive previews upcoming P870 series CPU cores with speeds up to 3 GHz, shared L2 cache, and support for heterogenous architecture (they can be paired with lower-performance cores). https://www.servethehome.com/sifive-p870-risc-v-processor-at-hot-chips-2023/ #SiFive #chips #RiscV #SiFiveP870
At Hot Chips 2023, we learned about the upcoming SiFive…
ServeTheHome