For those who work with XuanTie RiSC-V Processors and Missed this statement:

https://github.com/revyos/revyos/issues/17#issuecomment-1865370138

tldr their chips are failing riscv underflow float exception tests which will cause bugs for some software applications though they say that the issues are expected to be "very limited" in practice