Follow
Design of a Dynamic Parameter-Controlled Chaotic-PRNG in a 65nm CMOS process. (arXiv:2101.01173v1 [cs.AR]) http://arxiv.org/abs/2101.01173
Design of a Dynamic Parameter-Controlled Chaotic-PRNG in a 65nm CMOS process. (arXiv:2101.01173v1 [cs.AR]) http://arxiv.org/abs/2101.01173